

Intro to Global Register Allocation

Problem:

CS745: Register Allocation

Allocation of variables (pseudo-registers) to hardware registers in a procedure

One of the most important optimizations

- · Memory accesses are more costly than register accesses
 - True even with caches
 - True even with CISC architectures
- Important for other optimizations
 - E.g., CSE assumes old values are kept in registers
- When it does not work well, the performance impact is noticeable.

© Seth Copen Goldstein & Todd C. Mowry & David Ryan Koes 2002-4

Terminology

Allocation

- decision to keep a pseudo-register in a hardware register
- prior to register allocation, we assume an infinite set of registers
 - (aka "temps" or "pseudo-registers" or (bad) "variables").

Spilling

- when allocation fails...
- a pseudo-register is spilled to memory, if not kept in a hardware register


© Seth Copen Goldstein & Todd C. Mowry & David Ryan Koes 2002-4


Assignment


S745: Register Allocation


decision to keep a pseudo-register in a *specific* hardware register


What are the Problems? For this example: What is the minimum number of registers needed to avoid spilling? Given n registers in a machine, is spilling necessary? Find an assignment for all pseudo-registers, if possible. If there are not enough registers in the machine, how do we spill to memory?








































































































































Allocating Callee-Save Registers Move callee-save reg to temp at start of procedure Move it back at end of procedure What happens if there is no register pressure? What happens if there is a lot of register pressure?	
te	emp <- r
exit:r	<- temp
us	se r

