

NanoComputing Architectures

Seth Copen Goldstein
Carnegie Mellon University


CMU
October 17, 2002

NanoComputing, NSF 01/02 © 2002 Seth Copen Goldstein 1

Outline

- Manufacturing Paradigm Shift
 - Dealing with the atomic scale
- Research Directions
 - Defect/Fault Tolerance
 - An Example architecture
 - Devices
 - Circuits
 - Architectures
- Summary

NanoComputing, NSF 01/02 © 2002 Seth Copen Goldstein 2



Technology Shifts

- Size of Devices
 - ⇒ Inches to Microns to **Nanometers**
- Type of Interconnect
 - ⇒ Rods to Lithowires to **Nanowires**
- Method of Fabrication
 - ⇒ Hammers to Light to **Self-Assembly**
- Largest Sustainable System
 - ⇒ 10^1 to 10^8 to 10^{12}
- Reliability
 - ⇒ Bad to Excellent to **Unknown**

NanoComputing, NSF 01/02 © 2002 Seth Copen Goldstein 4

On the cusp of Major Technology Change

- Devices will be *very* small & numerous
- Scale is new: **100x smaller, 100x more**

NanoComputing, NSF 01/02 © 2002 Seth Copen Goldstein 5


Independent of Shift?

Manufacturing Cost
Design Cost
Power Density
Efficiency
Verification Complexity
Testing Cost

NanoComputing, NSF 01/02 © 2002 Seth Copen Goldstein 6

The Atomic Scale

- Very small devices/wires
 - Increased variability
 - Increased single-event upsets
 - New behaviors/mechanisms
 - No predetermined arbitrary patterns
 - Increased defect densities
- Lots of devices/wires
 - Scalable .* required



NanoComputing, NSF 01/02 © 2002 Seth Copen Goldstein 7


CMOS Too ...

- Precision is expensive
- Current Abstractions have a major impact on cost
 - Requires process engineers to deliver robust devices
 - Requires perfect devices
- CMOS is becoming just another nanoscale component
- Process rules and mask costs are already eliminating arbitrary patterns

NanoComputing, NSF 01/02 © 2002 Seth Copen Goldstein 8

Computing Crystals

- A reasonable medium-term position
 - No end-to-end connections
 - Maybe multi-terminal devices
 - No complex predetermined patterns
 - Quasi-regular & non-deterministic
 - Hierarchical assembly




Assembly ⇒ Computing Crystals

NanoComputing, NSF 01/02 © 2002 Seth Copen Goldstein 9

Computing Crystals

- A reasonable medium-term position
 - No end-to-end connections
 - Maybe multi-terminal devices
 - No complex predetermined patterns
 - Quasi-regular & non-deterministic
 - Hierarchical assembly



With defects

Assembly ⇒ Computing Crystals


NanoComputing, NSF 01/02 © 2002 Seth Copen Goldstein 10

How to Make Forward Progress

- New Abstractions
 - Defect/fault tolerance
 - Devices
 - Circuits
 - Architectures
- Close the loop between designers and device engineers

NanoComputing, NSF 01/02 © 2002 Seth Copen Goldstein 11

Abstraction Layers



The diagram shows a stack of abstraction layers: Applications, Algorithms, Programming Languages, Intermediate Representations, ISA, Microarchitecture, Circuits, and Devices. To the right of this stack is a red vertical bar labeled 'Tools'. To the left is a yellow vertical bar labeled 'Fabrication'.

NanoComputing, NSF 01/02 © 2002 Seth Copen Goldstein 12




Defect/Fault Tolerance

- Vast body of knowledge, but nanocomputing is different:
 - Massive integration and diverse function
 - High density of defects and faults
 - Constrained fabrication
- Nanoscale engineering *requires* that we build systems that work from devices that don't - this is fundamental *due to atomic scale*
- Fault and Defect tolerance is key to reducing cost and supporting novel devices

Use redundancy and computation to compensate for lack of robustness and precision

Hierarchical Solution


- Must attack this at every level
 - Device engineering 1
 - Fabrication 2
 - Circuits 3
 - Testing methods 6
 - Architectures 8
 - Algorithms infinite?





Defect Tolerant Architecture

- Extra devices, wires, and post-processing to route around defective elements
- Multi-layered approach required
- Radical architectures to exploit
 - Randomness
 - Reconfigurability
 - Plentiful resources
- New testing approaches

CalTech



- ### Advantages of Reconfigurable
- Flexibility of a processor
 - Performance of custom hardware
 - Defect Tolerant
- (Molecular give back area-delay lost in CMOS)
- NanoComputing, NSF 01/02 © 2002 Seth Copen Goldstein 20



Key Component: Reconfigurable Switch

[2]Rotaxane Molecular Switch


Complexion:	Crown-Aminium
Conditions:	Neutral
Colour:	Culturless

Reconfigurable Molecular Switch

- Holds its own configuration state
- Can be programmed with the signal wires

<http://www.chem.ucla.edu/dept/Faculty/stoddart/research/mv.htm>

NanoComputing, NSF 01/02 © 2002 Seth Copen Goldstein 23



Transistor Abstractions

input || output

Output

Input

Old model:
 One device: restores, isolates, ...
 All turn on at same point
 All use same power

Transistor Abstractions

input || output

Output

Input

Current model:
 Many different kinds of Ts: ram, logic
 different turn-ons, power usage, speed

Transistor Abstractions

input || output

Output

Input

New model: SiM
 Some devices are switches
 Some devices are isolators
 Some devices are restorers

SIRM Example

Old Way

New Way

- Breaks up transistor abstraction into its components
- Allows creation of library of composable components
- Increases freedom of design

New Layer

Applications

Algorithms

Programming Languages

Intermediate Representations

ISA

Microarchitecture

Circuits

Devices







Fabrication



Tools

Progress can be made NOW!

Circuit Abstractions

- Compute with "1" and "0" *Multivalued logic? Analog?*
- Logical operations, AND, OR, etc.
- Connect up devices as needed *Look-up tables?*
- Synchronize as necessary
 - Combinational logic
 - register *Asynchronous? Forced to latch?*
- Unlimited fan-out
- wires are "perfect" (maybe RC) *What is a wire?*





The NanoFabric


- Nanoscale layer put **deterministically** on top of CMOS
- Highly regular
- $\sim 10^8$ long lines
- $\sim 10^6$ clusters
 - Cluster has 128 blocks



Control, configuration decompression, & defect mapping seed

NanoComputing, NSF 10/02 © 2002 Seth Copen Goldstein 39

- ### NanoFabric Attributes
- Hierarchical fabrication
 1. Manufacture devices
 2. Non-deterministically align wires
 3. Self-assemble monolayers onto wires
 4. Create meshes
 5. Deterministically align w/CMOS
 - Reconfigurable
 - Defect tolerant
- How do we use it?
- NanoComputing, NSF 10/02 © 2002 Seth Copen Goldstein 40

- ### ISA has to go?
- Current ISA hides too much
 - Good for
 - forward compatibility
 - human oriented assembly
 - ad hoc additions
 - Bad for
 - removing constraints
 - exploiting compiler
 - verification
 - What can replace ISA?
- NanoComputing, NSF 10/02 © 2002 Seth Copen Goldstein 41





- ### Direct Mapping: App's → Gates
- Likely to be difficult because tool must
 - Build in error recovery
 - Synthesize, place, and route 10^{12} devices
 - Virtualize communication resources
 - Allow movement of computation away from failing components (redo p&r)
 - Compiler doesn't see everything
 - separately compiled applications
 - Operating System interactions
- NanoComputing, NSF 10/02 © 2002 Seth Copen Goldstein 45

- ### New Abstraction Layer: Nano-Core
-
- Provides parameterized abstractions for
 - datapaths
 - memory
 - control
 - communication
 - Compiler/OS target Nano-Core
 - Can build any computing device - on the fly
 - Abstractions hide defects and faults
 - at cost of additional area, power, delay
 - This allows forward progress now
 - Can pierce this layer over time
- NanoComputing, NSF 10/02 © 2002 Seth Copen Goldstein 46

- ### Conclusions
- Investment in nanodevices and materials is bearing fruit
 - A new manufacturing approach is necessary to fabricate large-scale circuits ($>10^{12}$ devices/cm²) from nano-scale components.
 - Derivatives of "self-assembly" have the best chance to succeed.
 - All known approaches result in statistically imperfect macro-scale circuit structures.
 - Dealing with imperfections, defects, and outright faults is a new requirement
 - Hardware and software approaches
 - Redundancy and computation compensate for defects/faults
 - Abstraction is the solution
 - Enables simultaneous progress at all levels
 - Dependent only on size and scale
- NanoComputing, NSF 10/02 © 2002 Seth Copen Goldstein 47

- ### Conclusions - 2
- Abstractions need to be:
 - tool friendly not human friendly
 - Focus moves from
 - ISA → IR
 - Von Neumann → Parallel fine-grained fabric
 - Harness reconfigurable computing!
- NanoComputing, NSF 10/02 © 2002 Seth Copen Goldstein 48

